



NL and Parallel Computation

Every problem in NL can be solved in parallel time $O(\log^2 n)$ by *polynomially many processors!*

- $\text{dirPath} \leqslant_L \text{Boolean Matrix powering:}$
 - $G=(V,E) \rightarrow$ adjacency matrix $A \in \{0,1\}^{V \times V}$ of G :
 - $(A_{u,v}) > 0 \iff v$ reachable from u in ≤ 1 step
 - $(A^k)_{u,v} > 0 \iff v$ reachable from $u \in V$ in $\leq k$ steps
- goal: $(A^k)_{s,t}$ for some $k \geq |V| =: n$.
 - rept.squaring: $A \rightarrow A^2 \rightarrow A^4 \rightarrow A^8 \rightarrow \dots : O(\log n)$
 - each phase = matrix multipl.; n^2 dot products
 - each dot product in parallel time $O(\log n)$

Theorem: $A \leqslant_L B \subseteq \Sigma^*$ solvable in parallel time $O(\log^k n)$ ($k \geq 2$) on polynomial size circuits \Rightarrow same for A .

More Parallel Algorithms




TECHNISCHE
UNIVERSITÄT
DARMSTADT

Komplexitätstheorie

Prefix Sum: Given (x_1, \dots, x_n) , calculate all sums

$x_1, x_1 \oplus x_2, x_1 \oplus x_2 \oplus x_3, \dots, x_1 \oplus x_2 \oplus \dots \oplus x_{n-1}, x_1 \oplus x_2 \oplus \dots \oplus x_{n-1} \oplus x_n$
in logarithmic parallel time ✓ using $O(n \cdot \log n)$ gates

$n \log n$



for any associative operation \oplus



Carry Look-Ahead Adder

Prefix Sum: Given (x_1, \dots, x_n) , calculate all sums

$x_1, x_1 \oplus x_2, x_1 \oplus x_2 \oplus x_3, \dots, x_1 \oplus x_2 \oplus \dots \oplus x_{n-1}, x_1 \oplus x_2 \oplus \dots \oplus x_{n-1} \oplus x_n$
in parallel time $\mathbf{O}(\log n)$ for any associative operation \oplus

Long Addition: Given (a_0, \dots, a_{n-1}) and (b_0, \dots, b_{n-1}) ,
calculate $(c_0, \dots, c_{n-1}, c_n) := (a_0, \dots, a_{n-1}) + (b_0, \dots, b_{n-1})$
in logarithmic parallel time? *ripple-carry adder*

i -th carry $z_i = g_i \vee (p_i \wedge z_{i-1})$ 'generate', 'propagate'

where $g_i := a_i \wedge b_i$ $(z_i, 0) = (z_{i-1}, 0) \otimes (g_i, p_i)$
and $p_i := a_i \vee b_i$ $= ((z_{i-2}, 0) \otimes (g_{i-1}, p_{i-1})) \otimes (g_i, p_i)$


$(g, p) \otimes (g', p') := (g' \vee (p' \wedge g), p' \wedge p)$ associative!

Circuits: Depth and Size



Gates \vee, \wedge, \neg are universal
unbounded fan-out
fan-in: binary/unary
 N -ary: simulate
in depth $O(\log N)$

- n inputs, m outputs
- depth $d \Rightarrow$ size $\leq m \cdot 2^d$
- If sorted topologically,
evaluation on a TM
in time $O(\text{size})$



Uniformity

- Each circuit C has a fixed number of inputs
→ for deciding $L \subseteq \{0,1\}^*$, consider a family (C_n)
- $\{1^n : n = \langle M \rangle \text{ for terminating TM } M\}$ undecidable
to TM, but decidable by some family of circuits:
- F. Meyer auf der Heide (1984): knapsack can
be decided by circuit family C_n of polynom.size
- New circuit for each n : nonuniform algorithm

Def: Call family C_n of circuits **uniform**
if some logspace-DTM can,
on input 1^n , output $\langle C_n \rangle$
(sorted topologically).

evaluation on a TM
in time $\text{poly}(\text{size})$

Circuit vs. Turing Complexity

Can evaluate a given circuit C on a TM

- in time $O(\text{size})$ once sorted topologically
 - and in space $O(m + \text{depth})$:
 - for each gate on level d
 - recursively evaluate its 2 predecessors on levels $< d$

Can simulate a given TM M with input \underline{x} on a circuit

- of depth $O(S_M(|\underline{x}|)^2)$
Reachability + Matrix Powering
 - of size $O(T_M(|\underline{x}|)^2)$: next slide

size \approx seq. time, depth \approx space

